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Flexible Architecture for FPGAs in Embedded Systems
A small device simplifies FPGA development in cPCI systems.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Commonly, field-programmable gate
arrays (FPGAs) being developed in cPCI
embedded systems include the bus inter-
face in the FPGA. This complicates the
development because the interface is
complicated and requires a lot of devel-
opment time and FPGA resources. In ad-
dition, flight qualification requires a
substantial amount of time be devoted
to just this interface.
Another complication of putting the
cPCI interface into the FPGA being de-
veloped is that configuration informa-
tion loaded into the device by the cPCI
microprocessor is lost when a new bit file
is loaded, requiring cumbersome opera-
tions to return the system to an opera-
tional state.
Finally, SRAM-based FPGAs are typi-
cally programmed via specialized cables
and software, with programming files
being loaded either directly into the
FPGA, or into PROM devices. This can
be cumbersome when doing FPGA de-
velopment in an embedded environ-
ment, and does not have an easy path to
flight. Currently, FPGAs used in space
applications are usually programmed
via multiple space-qualified PROM de-
vices that are physically large and re-
quire extra circuitry (typically including
a separate one-time programmable
FPGA) to enable them to be used for
this application.
This technology adds a cPCI interface
device with a simple, flexible, high-per-
formance backend interface supporting
multiple backend FPGAs. It includes a
mechanism for programming the FPGAs
directly via the microprocessor in the
embedded system, eliminating special-
ized hardware, software, and PROM de-
vices and their associated circuitry. It has
a direct path to flight, and no extra
hardware and minimal software are re-
quired to support reprogramming in
flight. The device added is currently a
small FPGA, but an advantage of this
technology is that the design of the de-
vice does not change, regardless of the
application in which it is being used.
This means that it needs to be qualified
for flight only once, and is suitable for
one-time programmable devices or an
application specific integrated circuit
(ASIC). An application programming
interface (API) further reduces the de-
velopment time needed to use the inter-
face device in a system.
This work was done by Duane I. Clark and
Chester N. Lim of Caltech for NASA’s Jet
Propulsion Laboratory. Further information
is contained in a TSP (see page 1).NPO-
48424
The software used in this innovation is
available for commercial licensing. Please con-
tact Daniel Broderick of the California Insti-
tute of Technology at danielb@caltech.edu.
Refer to NPO-48424.
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The cPCI Interface is a common interface be-
tween the cPCI bus and the backend FPGA. It is
implemented as a separate interface device on
the cPCI bus.
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